TR5.4 02

ESD TR5.4-02-08

ESD Association Technical Report – Determination of CMOS Latch-up Susceptibility – Transient Latch-up – Technical Report No. 2

The information presented in this technical report covers the time period from January 2000 when the first technical report was published through the development and release of the TLU SP to present. The data contained herein represents a wide variety of hardware but is primarily based on the procedure in the SP or experiments that led to that method. Data demonstrating the latch-up effect is presented. This data is used to determine the shape of the waveform used in the test method as well as justify some of the limits for the parameters defined such as polarity, pulse width and rise-time (slew rate).

Table of Contents
Select Product Option
$0 USD

Additional Handling Fees Apply

All electronic documents must be delivered directly to the intended person for use on only one computer. The document may not be forwarded to any additional users or accessed on multiple computers. Electronic documents will be emailed within 48 business hours.