

ESD System Level and Factory/Materials Sessions On-Demand from 2015 EOS/ESD Symposium



Experience the latest technical research as presented at the 2015 EOS/ESD Symposium

- Select Symposium paper presentations (21 technical papers) are being recorded for delivery online: on-demand after the 2015 EOS/ESD Symposium.
- All Sessions listed below are included in this offer.
- Review as many sessions as you like, as often as you like!
- The 2015 proceedings will be included with your Symposium on Demand Purchase.

**\$195 per individual / \$50 Symposium
Attendee or University Professional/Student**

To order visit:

www.esda.org/events/eosesd-symposia

Factory Control

- Development of a Perfectly Balanced Electrostatic Eliminator Utilizing an Intermittent Pulse AC Voltage Power Supply
- Analysis of Pulsed DC Ionizer Measurement Procedures with a CPM Using ESDA RP 3.11-2006
- Manufacturing Changes Air Ionization Technology
- A Novel New Concept in Hybrid Alpha Ionization Systems

System Level ESD Design

- Innovative High Density ESD Protection Device in State of the Art FDSOI UTBB Technologies
- Design and Optimization of ESD Lateral NPN Device in 14nm FinFET SOI CMOS Technology
- VFTLP Characteristics of ESD Protection Diodes in Advanced Bulk FinFET Technology
- ESD Characterization of Germanium FinFET Diodes and ggMOS
- An Electrostatic-Discharge-Protection Solution for Silicon-Carbide MESFET
- Self-ESD-Protected Transmission Line Broadband in CMOS28nm UTBB-FDSOI
- CDM-Reliable T-coil Techniques for High-Speed Wireline Receivers
- Robust ESD Clamp for Envelop Tracking Power Supply
- Practical Methodology for Extraction of SEED Models
- ESD Induced Functional Upset in Magnetic Sensor ICs
- Secondary Discharge – A Potential Risk during System Level HBM ESD Testing
- A Passive Coupling Circuit for Injecting TLP-Like Stress Pulses into only one End of a Driver/Receiver System
- Essential – Integration of ESD Verification Methodologies
- Schematic-Level and Layout-Level ESD EDA Check Methodology Applied to Smart Power IC's – Initialization and Implementation
- A Comprehensive ESD Verification Flow at Transistor Level for Large SoC Designs
- HBM Failures Induced by Circuit Interaction with ESD Cell Behavior
- Soft Fails Due to LU Stress of Virtual Power Domains
- ESD Failure Caused by Parasitic SCR in an Overvoltage Tolerant I/O

**For abstracts of technical papers presented at the 2015 EOS/ESD Symposium please visit:
www.esda.org/events/eosesd-symposia/symposia/symposium-technical-sessions-2/**

Setting the Global Standards for Static Control!

EOS/ESD Association, Inc. 7900 Turin Rd., Bldg. 3 Rome, NY 13440-2069, USA
PH +1-315-339-6937 • Email: info@esda.org • www.esda.org



ESD System Level and Factory/Materials Sessions On-Demand from 2015 EOS/ESD Symposium

First Name: _____ Last Name: _____

Company Name: _____

Street: _____ City: _____

State/Province: _____ Country _____ Zip/Postal Code: _____

Address is (please circle the one that applies) Home or Company

Phone: _____ Fax: _____ E-mail: _____

Please list an email for each individual registering:

Email: _____

Email: _____

Email: _____

Email: _____

Email: _____

Email: _____

Email: _____

Email: _____

Technical Session Recording

Number of individuals:

_____ x \$195 = _____

Number of students or 2015 Symposium attendees:

_____ x \$50 = _____

Processing fee \$20

Total: _____

Credit card type: Visa® Mastercard® American Express® Discover®

Credit card number: _____ Security code: _____

Name on card: _____ Expiration date: _____

Card Holder Billing Address: _____

Card Holder Phone: _____

Setting the Global Standards for Static Control!

EOS/ESD Association, Inc. 7900 Turin Rd., Bldg. 3 Rome, NY 13440-2069, USA
PH +1-315-339-6937 • Email: info@esda.org • www.esda.org

