

TABLE OF CONTENTS

1.0 PURPOSE.....1

2.0 PROBLEM DEFINITION AND MAIN CHALLENGES.....1

2.1 GOAL: WHAT DO WE WANT TO MEASURE? 1

2.2 DIFFERENCES WITH RESPECT TO ANSI/ESD STM5.5.1.....1

 2.2.1 *Transient Versus Quasi-Static* 2

 2.2.2 *De-Embedding Versus Calibration and Correction*..... 2

2.3 PRE-REQUISITES3

 2.3.1 *Measurement Bandwidth* 3

 2.3.2 *Test Fixtures* 4

 2.3.3 *Device Under Test Properties*..... 4

 2.3.4 *Test Fixture Evaluation* 4

 2.3.5 *Transient Verification Samples* 9

3.0 TLP METHODS.....10

3.1 INTRODUCTION10

3.2 EXAMPLES OF IMPLEMENTATIONS12

 3.2.1 *Most Common Kelvin Implementation* 12

 3.2.2 *Alternative Kelvin Implementation*..... 15

 3.2.3 *Non-Kelvin Implementation: Two Probes Conventional Equipment*..... 17

3.3 COMPARISON AND DISCUSSION20

4.0 EXAMPLES AND LITERATURE22

4.1 INTRODUCTION22

4.2 EXAMPLES IN PRESENT DOCUMENT AND SELECTED NEW EXAMPLES23

 4.2.1 *Rise Time Effect on Voltage Overshoots [18]*..... 23

 4.2.2 *Voltage Overshoot in FinFET Diodes [25]*..... 24

 4.2.3 *Transient Analysis in System-Level ESD Protection Design*..... 27

 4.2.4 *System-Level ESD Protection of Advanced CMOS I/Os [25]*..... 30

 4.2.5 *Transient Response of HV ESD Diodes Under VF-TLP Stresses: Voltage Overshoot Induced by Forward Recovery Effect [39]*..... 33

5.0 TLP Modeling: Characterizing TLP Transients35

6.0 Conclusions39

7.0 Referenced Publications and Bibliography40

7.1 REFERENCED PUBLICATIONS.....40

7.2 TLP AND VF-TLP TECHNIQUES, CALIBRATION PROCEDURES, AND SET-UP DEFINITION40

7.3 ESD PROTECTION CHARACTERIZATION EXAMPLES41

7.4 COMPACT MODELS AND CIRCUIT SIMULATIONS42

7.5 TCAD MODELING42

7.6 SEED MODELING42

7.7 TRANSIENT MODELING43

TABLES

Table 1: Failure Level During HMM Testing on Configuration of Two Diodes With and Without Connected GM	31
Table 2: Quasi-Static Device Parameter Obtained with TLP Testing	32

FIGURES

Figure 1: Voltage Waveforms Showing Transient and Quasi-Static Behavior	2
Figure 2: Example of the Waveform Post-Processing Using a De-Embedding Procedure	3
Figure 3: Sample Waveform Directly into 4-GHz Oscilloscope with 1-M Cable (Average of Ten Pulses).....	5
Figure 4: Example of Current Waveform Measured on an Open Circuit with Spurious Spikes Due to Non-Ideal Elements of TLP System	6
Figure 5: Comparison of Voltage Waveform into an Open with Waveform Directly into Oscilloscope	7
Figure 6: Voltage Measurement Across a Short	7
Figure 7: Comparison of Current Pulse Measured Through a Short to a Scaled Version of the Pulse Direct to the Oscilloscope	8
Figure 8: Comparison of Measured Voltage Across a Short and Voltage Calculated From $-L \cdot di/dt$ of Current Through the Short Assuming an Inductance of 0.15 nH.....	9
Figure 9: Circuit Simulation of the Current and Voltage for a 20-pF Capacitor When Stressed with the Open Voltage from Figure 5	9
Figure 10: Circuit Simulation of the Current and Voltage for an 8-nH Inductor When Stressed with the Open Voltage on the Test Board from Figure 5	10
Figure 11: Basic TDR-Based VF-TLP Set-up.....	11
Figure 12: Waveforms Showing the Delay Between Incident and Reflected Voltage and the Calculated Current.....	11
Figure 13: Kelvin VF-TLP with Pick-off tee.....	13
Figure 14: Wafer Probe Implementation of Set-up in Figure 13.....	13
Figure 15: Unprocessed Waveforms for Set-up of Figure 13.....	13
Figure 16: Example Voltage and Current VF-TLP Waveform, Indicating the Measurement Window for the Quasi-Static Characteristics	14
Figure 17: Resulting VF-TLP Characteristic.....	14
Figure 18: Alternative Kelvin VF-TLP	15
Figure 19: DUT (TVS Diode) Board Implementation of Set-up of Figure 18.....	16
Figure 20: Measured Voltage Waveforms	16
Figure 21: Measured and Calculated Waveforms	16
Figure 22: Resulting VF-TLP Characteristic.....	17
Figure 23: Conventional Two-Probe VF-TLP Set-up.....	17
Figure 24: VF-TLP Probe Needles	18
Figure 25: Schematic of an On-Wafer TDR VF-TLP Measurement Set-up Including Lossy Transmission Line and Probe Needle Parasitic	18
Figure 26: Measured 3-ns VF-TLP Voltage and Current Waveforms for a Short Load as Shown on the Oscilloscope and Comparison of the Voltage Across a Short Load Before and After De-Embedding is Applied	19
Figure 27: 3-ns VF-TLP of Diode-Triggered SCR Before and After De-Embedding.....	19

Figure 28: Comparison of VF-TLP Voltage and Current Waveforms Obtained from a DTSCR with RF and Standard Probe Needles	20
Figure 29: Short Calibration Results of Four Different Implementations	20
Figure 30: VF-TLP Characteristics of the Same Device Obtained with Four Different Implementations	21
Figure 31: Normalized Voltage Waveforms for 1-Ampere Stress Current	21
Figure 32: Normalized Voltage Waveforms for 2-Ampere Stress Current	22
Figure 33: Voltage and Current Waveforms for 1-Ampere Stress on a 50-Ohm Load	22
Figure 34: Schematic of ESD Protection with Efficiency Monitor; Backside SEM photograph of the Monitor	23
Figure 35: 5-ns VF-TLP Characteristics of LVTSCR with Efficiency Monitor for Three Different Rise Times, Compared to a Stand-Alone LVTSCR	24
Figure 36: Voltage Waveform for 5-ns VF-TLP on LVTSCR with Efficiency Monitor	24
Figure 37: 3D Cross-Sections of Gated Diodes and STI Diodes	25
Figure 38: Measured 2-ns VF-TLP IV Curves of the Gated Diode and the STI Diode	25
Figure 39: Measured 2-ns VF-TLP Results of the Normalized I_{I2} by W_{layout} and R_{on} Versus the Anode to Cathode Spacing (LG or D) of the Gated Diodes and STI Diodes	26
Figure 40: Measured 3-ns VF-TLP Voltage and Current Waveform of Gated Diode and the STI Diode	26
Figure 41: 100-ns TLP Curves of SCR and TVS Diode	27
Figure 42: Measured HMM Stress Current and Current Through SCR at SCR Trigger Level	28
Figure 43: Measured HMM Stress Current and Current Through SCR	28
Figure 44: VF-TLP Testing of Standalone TVS Diode	29
Figure 45: Current Through SCR With and Without TVS Diode in Parallel	30
Figure 46: Current Through Standalone SCR (Failing Waveform) and With Added TVS Diode and Isolation Resistor	30
Figure 47: Diode-Based Input Protection (Local Clamping) with GM in Parallel	31
Figure 48: 5 μm x 5 μm NMOS Gate Oxide Breakdown Voltages Depending on the Duration of the Applied VF-TLP and TLP Stress	31
Figure 49: HMM Testing of Standalone TVS Diode - Peak Current Versus Voltage Overshoot ..	32
Figure 50: Comparison of Simulated Current Through On-Chip ESD Protection with GM in Parallel and Measured Current Through Standalone On-Chip Protection with GM in Parallel	33
Figure 51: MV & HV Diodes – Cross Sections	34
Figure 52: 3.4-ns VF-TLP - Voltage Waveforms Versus Time	35
Figure 53: 3.4-ns VF-TLP – Voltage Versus Injected Current	35
Figure 54: Transmission Line Pulse Measurement Network; Device $Z(s)=1/Y(s)$	38
Figure 55: Normalized SCR Voltage Transient and Scaled Generating Step, from [53]	38
Figure 56: Normalized SCR Current Transient and Scaled Generating Step, from [53]	39