
TABLE OF CONTENTS

1.0 SCOPE AND PURPOSE.....	1
1.1 SCOPE	1
1.2 PURPOSE	1
1.3 EQUIVALENCY OF WAFER OR DIE LEVEL RESULTS.....	1
2.0 REFERENCED PUBLICATIONS.....	1
3.0 DEFINITIONS.....	1
4.0 APPARATUS AND REQUIRED EQUIPMENT.....	4
4.1 WAVEFORM VERIFICATION EQUIPMENT	4
4.1.1 Oscilloscope.....	4
4.1.2 Current Probe.....	4
4.1.3 Evaluation Loads.....	4
4.1.4 Attenuator.....	5
4.2 HUMAN BODY MODEL SIMULATOR	5
4.2.1 <i>HBM Test Equipment Parasitic Properties</i>	6
5.0 STRESS TEST EQUIPMENT QUALIFICATION AND ROUTINE VERIFICATION	6
5.1 OVERVIEW OF REQUIRED HBM TESTER EVALUATIONS	6
5.2 MEASUREMENT PROCEDURES	6
5.2.1 <i>Reference Pin Pair Determination</i>	6
5.2.2 <i>Waveform Capture with Current Probe</i>	6
5.2.3 <i>Determination of Waveform Parameters</i>	7
5.2.4 <i>High-Voltage Discharge Path Test</i>	10
5.3 HBM TESTER QUALIFICATION.....	10
5.3.1 <i>HBM Tester Qualification Procedure</i>	10
5.4 TEST FIXTURE BOARD QUALIFICATION FOR SOCKETED TESTERS	11
5.5 ROUTINE WAVEFORM CHECK REQUIREMENTS.....	12
5.5.1 <i>Standard Routine Waveform Check Description</i>	12
5.5.2 <i>Alternate Routine Waveform Capture Procedure</i>	13
5.6 HIGH-VOLTAGE DISCHARGE PATH CHECK.....	13
5.6.1 <i>Relay Testers</i>	13
5.6.2 <i>Non-Relay Testers</i>	13
5.7 TESTER WAVEFORM RECORDS.....	14
5.7.1 <i>Tester and Test Fixture Board Qualification Records</i>	14
5.7.2 <i>Periodic Waveform Check Records</i>	14
5.8 SAFETY	14
5.8.1 <i>Initial Set-Up</i>	14
5.8.2 <i>Training</i>	14
5.8.3 <i>Personnel Safety</i>	14
6.0 CLASSIFICATION PROCEDURE	14

6.1 PARAMETRIC AND FUNCTIONAL TESTING	15
6.1.1 <i>Handling Devices</i>	15
6.2 DEVICE STRESSING.....	15
6.2.1 <i>No-Connect Pins</i>	15
6.3 PIN COMBINATION STRESSING.....	16
6.3.1 <i>"No-Connect" Pins</i>	16
6.3.2 <i>Supply Pins</i>	16
6.3.3 <i>Non-Supply Pins</i>	17
6.4 PIN GROUPINGS	17
6.4.1 <i>Supply Pin Groups</i>	17
6.4.2 <i>Shorted Non-Supply Pin Groups</i>	18
6.5 PIN STRESS COMBINATIONS	18
6.5.1 <i>Non-Supply and Supply to Supply Combinations (1, 2, ...N)</i>	20
6.5.2 <i>Non-Supply to Non-Supply Combination</i>	22
6.6 PIN-PAIR STRESSING	22
6.7 LOW-PARASITIC HBM SIMULATOR ALLOWANCE	22
6.8 TESTING AFTER STRESSING	22
7.0 FAILURE CRITERIA	22
8.0 DEVICE CLASSIFICATION	23

Annexes

Annex A (Normative): Cloned Non-Supply (IO) Pin Sampling Test Method	24
Annex B (Normative): Determination of Withstand Thresholds for Pin or Pin-Combination Subsets	30
Annex C (Informative): HBM Test Equipment Parasitic Properties	32
Annex D (Informative): HBM Test Method Flow Chart	38
Annex E (Informative): Failure Window Detection Testing Methods	41
Annex F (Informative): Bibliography	43
Annex G (Informative): Revision History for ANSI/ESDA/JEDEC JS-001	44

Figures

Figure 1: Simplified HBM Simulator Circuit with Loads	5
Figure 2A: Current Waveform Through a Shorting Load ($I_{ps_{max}}$)	8
Figure 2B: Current Waveform Through a Shorting Load (t_d)	8
Figure 3: Current Waveform Through a 500-Ohm Resistor	9
Figure 4: Peak Current Short-Circuit Ringing Waveform	9
Figure 5: SPL, V ₁ , VM, and z with the Bell Shape Distribution Pin Failure Curve	25
Figure 6: IO Sampling Test Method Flow Chart	29
Figure 7: Diagram of Trailing Pulse Measurement Setup	32
Figure 8: Positive Stress at 4000 Volts	32
Figure 9: Negative Stress at 4000 Volts	33
Figure 10: Illustrates Measuring Voltage Before HBM Pulse With a Zener Diode or a Device....	34
Figure 11: Example of Voltage Rise Before the HBM Current Pulse Across a 9.4-Volt Zener Diode	34

Figure 12: Optional Pre-Current Pulse Detection Equipment/Apparatus	35
Figure 13: Positive Stress at 1000 Volts	35
Figure 14: Diagram of a 10-Pin Shorting Test Device Showing Current Probe	37
Figure 15: Test Equipment Qualification and Verification.....	38
Figure 16: HBM Classification Procedure	39
Figure 17: Pin Categorization and Groupings	40

Tables

Table 1: Waveform Specification.....	12
Table 2A: Required Pin Combination Sets	19
Table 2B: Legacy Pin Combination Sets	20
Table 3: HBM ESD Device Classification Levels	23
Table 4: Inclusion of Lower ESD Level High-Speed Pin Data	31