EOS/ESD Symposium Best Paper Awards

1979
O. McAteer
An Effective ESD Awareness Program

1980 Tie
J. Keller
Protection of MOS Integrated Circuits From Destruction By Electrostatic Discharge

S. Halperin
Facility Evaluation Isolating Environmental ESD Problems

1981
B. Unger, R. Chemelli
P. Bossart, M. Hudock
Evaluation of Integrated Circuit Shipping Tubes

1982
O. McAteer, R. Twist, R. Walker
Latent ESD Failures

1983
R. Enoch, R. Shaw, R. Taylor
ESD Sensitivity of NMOS LSI Circuits and Their Failure Characteristics

1984
L. DeChiaro
Device Susceptibility Testing and Design Hardening

1985
D. Pierce
Electro-Thermomigration as an Electrical Overstress Failure Mechanism

1986 Tie
A. Rubalcava, D. Stunkard, W. Roesch
Electrostatic Discharge Effects on Gallium Arsenide Integrated Circuits

T. Maloney
Contact Injection: A Major Cause of ESD Failure in Integrated Circuits

1987 Tie
E. Lai, J. Plaster
ESD Control in the Automotive Electronics Industry A Case Study

Y. Fong, C. Hu
The Effects of High Field Transients on thin Gate Oxide MOSFETS

1988 TIE
C. Duvvury, R. Rountree
Output ESD Protection Techniques for Advanced CMOS Process

R. Renninger, D. Lin, M. Jon, T. Diep, T. Welsher
A Microwave Bandwidth Waveform Monitor for Charged- Device Model Simulators

1989
R. Renninger, M. Jon D. Lin, T. Diep, T. Welsher
A Field-Induced Charged Device Model Simulator

1990
T. Maloney
Enhanced P+ Substrate Tap Conductance in the Presence of NPN Snapback

1991
R. Renninger
Mechanisms Of Charged- Device Electrostatic Discharges

1992
K. Bock, H. Hartnagel Circuits for High-Frequency Devices Fieldemitter-Based ESD-Protection and IC's

1993
K. Verhaege, P. Roussel, G. Groeseneken, H. Maes, H. Gieser, C. Russ, P. Egger, X. Guggenmos, F. Kuper
Analysis of HBM ESD Testers and Specifications Using a 4th Order Lumped Element Model

1994 TIE
A. Amerasekera, C. Duvvury
The Impact of Technology Scaling on ESD Robustness and Protection Circuit Design

M. Chaine, C. Liong, H. San
A Correlation Study Between Different Types of CDM Testers and "REAL" Manufacturing In-Line leakage Failures

1995
A. Wallash, T. Hughbanks, S. Voldman
ESD Failure Mechanisms of Inductive and Magnetoresistive Recording Heads

1996
H. Gieser, M. Haunschild
Very-Fast Transmission Line Pulsing of Integrated Structures and the Charged Device Model Submicron CMOS Processes

1997
J. Chen, A. Amerasekera, C. Duvvury
Design Methodology for Optimizing Gate Driven ESD Protection Circuits in Submicron CMOS processes
Presented in 98, photo in 1999 Proceedings

1998
V. Gupta, A. Amerasekera, S. Ramaswamy, A. Tsao
ESD-related Process Effects in Mixed-Voltage Sub- 0.5μm Technologies
Presented in 99, photo in 2000 Proceedings

1999
J. Smith
An Anti-Snapback Circuit Technique for Inhibiting Parasitic Bipolar Conduction During EOS/ESD Events
Presented in 00, photo in 2001 Proceedings

2000
J. Miller, M. Khazinsky, J. Weldon
Engineering the Cascoded NMOS Output Buffer for Maximum V t1
Presented in 01, photo in 2002 Proceedings

2001
C. Torres, J. W. Miller, M. Stockinger, M. D. Akers, M. G. Khazhinsky, J. C. Weldon
Modular, Portable, and Easily Simulated ESD Protection Networks for Advanced CMOS Technologies
Presented in 02, photo in 2003 Proceedings

2002
G. Boselli, C. Duvvury, V. Reddy, Texas Instruments Inc.
Efficient pnp Characteristics of pMOS Transistors in Sub-0.13 μm ESD Protection Circuits
Presented in 03, photo in 2004 Proceedings

2003
M. Stockinger, J. W. Miller, M. G. Khazhinsky, C. A. Torres, J. C. Weldon, B. D. Preble, M. J. Bayer, M. Akers, Motorola; V. G. Kamat, Synopsis, Inc.
Boosted and Distributed Rail Clamp Networks for ESD Protection in Advanced CMOS Technologies
Presented in 04, photo in 2005 Proceedings

2004
M. G. Khazhinsky, J. W. Miller , M. Stockinger, J. C. Weldon; Freescale Semiconductor, Inc.
Engineering Single NMOS and PMOS Output Buffers for Maximum Failure Voltage in Advanced CMOS Technologies
Presented in 05, photo in 2006 Proceedings

2005
ESD Evaluation of the Emerging MuGFET Technology
C. Russ, H. Gossner, T. Schulz, N. Chaudhary, K. Schruefer , Infineon Technologies;
W. Xiong, A. Marshall, C. Duvvury, C. R. Cleavelin, Texas Instruments
Presented in 06, photo in 2007 Proceedings

2006
Ultra-thin Gate Oxide Reliability in the ESD Time Domain
A. Ille, Infineon Technologies and Université de Provence-ISEN; W. Stadler, A. Kerber, T. Pompl, T. Brodbeck, K. Esmark, Infineon Technologies; A. Bravaix, Université de Provence-ISEN
Presented in 07, photo in 2008 Proceedings

2007
Harmful Voltage Overshoots Due to Turn-On Behaviour of ESD Protections During Fast TRansients
T. Smedes, N. Guitard, NXP Semiconductors
Presented in 08, photo in 2009 Proceedings

2008
A study of Term Pulses and Cabled MR Sensors
Icko Eric Timothy Iben, IBM
Presented in 09, photo in 2010 Proceedings

2009
Characterization and Simulation of Real-World Cable Discharge Events
Wolfgang Stadler, Tilo Brodbeck, Josef Niemesheim, Reinhold Gaertner, Infineon Technologies; Kathleen Muhonen, Penn State College, The Behrend College
Presented in 10, photo in 2011 Proceedings

2010
On the Dynamic Destruction of LDMOS Transistors beyond Voltage Overshoots in High Voltage ESD
Yiqun Cao, Ulrich Glaser, Joost Willemen, Stephan Frei, and Matthias Stecher, Infineon Technologies, and Technische Universität Dortmund
Presented in 11, photo in 2012 Proceedings

2011
ESD Simulation with Wunsch-Bell based Behavior Modeling Methodology
Yiqun Cao, Infineon Technologies and Technische Universität Dortmund; Ulrich Glaser, Joost Willemen, Filippo Magrini, Michael Mayerhofer, Matthias Stecher,
Infineon Technologies; Stephan Frei,Technische Universität Dortmund
Presented in 12, photo in 2013 Proceedings

2012
ESD Characterization of Atomically-Thin Graphene
Hong Li, Wei Liu, Kaustav Banerjee, University of California; Christian C. Russ, David Johnsson, Harald Gossner, Intel Mobile Communications
Presented in 13, photo in 2014 Proceedings

2013
An Active MOSFET Rail Clamp Network for Component and System Level Protection
Michael Stockinger, Wenzhong Zhang, Kristen Mason, James Feddeler, Freescale Semiconductor, Inc.
Presented in 14, photo in 2015 Proceedings

2014
Theory of Active Clamp Response to Power-On ESD and Implications for Power Supply Integrity
Robert Mertens, Nicholas Thomson, Yang Xiu, Elyse Rosenbaum, University of Illinois at Urbana-Champaign
Presented in 15, photo in 2016 Proceedings

2015
An Off-chip ESD Protection for High-speed Interfaces
Guido Notermans, Hans-Martin Ritter, Joachim Utzig, Steffen Holland, Zhihao Pan, Jochen Wynants, Paul Huiskamp, Wim Peters, Burkhard Laue, NXP Semiconductors
Presented in 16, photo in 2017 Proceedings

2016
Gun Tests of a USB3 Host Controller Board
Guido Notermans, Hans-Martin Ritter, Burkhard Laue, Stefan Seider,NXP Semiconductors
Presented in 17, photo in 2018 proceedings

2017
Risk Assessment of Cable Discharge Events
Wolfgang Stadler, Josef Niemesheim, Andreas Stadler, Sebastian Koch, Harald Gossner, Intel Deutschland GmbH
Presented in 18, Photo in 2019 Proceedings

2018
Device Failure from the Initial Current Step of a CDM Discharge
David Johnsson, Krzysztof Domanski, Harald Gossner; Intel Deutschland GmbH
Presented in 19, Photo in 2020 Proceedings