# TABLE OF CONTENTS

**MISSION & SCOPE ....................1**

**2.0 INTERACTION BETWEEN FOUNDRY - IP & EDA VENDOR - IC DESIGN TEAM ....................1**

**3.0 TESTING METHODOLOGY ....................4**

3.1 DC MEASUREMENTS ....................4
*3.1.1 Pre-Conditioning Before all Measurements ....................4*
*3.1.2 Voltage Ramp Method (V-Ramp) ....................4*
*3.1.3 Current Ramp Method (I-Ramp) ....................5*
*3.1.4 Voltage Force Method (Voltage Spot Measurement) ....................5*
*3.1.5 Current Force Method (Current Spot Measurement) ....................5*
3.2 TLP MEASUREMENTS ....................6
*3.2.1 Failure Detection and Leakage Criterion ....................6*
*3.2.2 Failure Detection of Conducting Devices ....................8*
*3.2.3 ESD Parameter Extraction ....................8*

**4.0 RELEVANT ESD PARAMETERS ....................10**

4.1 DIELECTRICS ....................11
*4.1.1 Overview of Parameters ....................11*
*4.1.2 Reference Test Structures ....................11*
*4.1.3 Reference Test Conditions ....................12*
*4.1.4 Data Deliverables ....................14*
4.2 SUBSTRATE PARASITICS ....................16
*4.2.1 Overview of Parameters ....................17*
*4.2.2 Reference Test Structures ....................17*
*4.2.3 Reference Test Conditions ....................18*
*4.2.4 Data Deliverables ....................19*
4.3 RESISTORS ....................19
*4.3.1 Overview of Parameters ....................20*
*4.3.2 Reference Test Structures ....................21*
*4.3.3 Reference Test Conditions ....................22*
*4.3.4 Data Deliverables ....................23*
4.4 METAL STACK ....................23
*4.4.1 Overview of Parameters ....................23*
*4.4.2 Reference Test Structures ....................24*
*4.4.3 Reference Test Conditions ....................25*
*4.4.4 Data Deliverables ....................25*
4.5 DIODES ....................25
*4.5.1 Overview of Parameters ....................26*
*4.5.2 Reference Test Structures ....................27*
*4.5.3 Reference Test Conditions ....................28*
*4.5.4 Data Deliverables ....................31*

4.6 MOS DEVICES....32
*4.6.1. Overview of Parameters* .... 32
*4.6.2. Reference Test Structures* .... 34
*4.6.3. Reference Test Conditions* .... 37
*4.6.4. Data Deliverables* .... 39
4.7 BIPOLAR DEVICES....39
*4.7.1. Overview of Parameters* .... 39
*4.7.2. Reference Test Structures* .... 40
*4.7.3. Reference Test Conditions* .... 43
*4.7.4. Data Deliverables* .... 44
4.8 ESD CLAMP DEVICES....46
*4.8.1. Overview of Parameters* .... 46
*4.8.2. Reference Test Structures* .... 47
*4.8.3. Reference Test Conditions* .... 47
*4.8.4. Data Deliverables* .... 48

**5.0 SPECIFICATION OF PARAMETER VALUES ....48**

**6.0 CONCLUSIONS ....48**

**7.0 REFERENCES ....49**

**8.0 ANNEX ....49**

8.1 DEFINITION OF SAFE OPERATING AREA....50
8.2 EXTRACTION OF SAFE OPERATING AREA (SOA)....50

**TABLES**

Table 1: Proposed Best Practice of the Interaction of Foundry, IP Vendor, and IC Design for IC ESD Protection Design ....3
Table 2: Layout Parameters and Test Conditions for Gate Oxide Devices. Arrays with nX Cells in X-Direction and nY Cells in Y-Direction are Included ....13
Table 3: Typical Presentation of Breakdown Voltage of Dielectrics for a 100 ns TLP Stress....14
Table 4: Categories of Substrate Parasitic Test Structures ....18
Table 5: Overview of Parameters to be Delivered....19
Table 6: SheetR Parameters of Well, Diffusion, Gate Poly, and Poly Resistors Extracted by DC Measurement....20
Table 7: Normalized Failure Current Parameters of Poly Structures for 100 ns TLP ....20
Table 8: Overview of Layout of Resistor Test Structures ....21
Table 9: Overview of Resistor Parameters to be Delivered ....23
Table 10: Test Structure Overview ....24
Table 11: Recommended Geometrical Parameters ....25
Table 12: Overview of Metal Parameters to be Delivered ....25
Table 13: Overview of Diode Parameters under Forward Bias under TLP Conditions to be Delivered....31
Table 14: Overview of Diode Parameters under Reverse Bias under DC Conditions to be Delivered ....31
Table 15: Parameter Set MOS Devices: Junction & GOX Parameters....33

Table 16: Parameter Set MOS Devices: Design Parameters ....................................................34
Table 17: Measurement Conditions for Test Structures Pads....................................................34
Table 18: Overview of Test Conditions of MOS Devices ..........................................................37
Table 19: Overview of MOS Parameters under DC and TLP Conditions to be Delivered ...........39
Table 20: Overview of Bipolar Device Parameters under Reverse Bias under DC Conditions to be Delivered..................................................................................................45
Table 21: Data Sample..............................................................................................................46
Table 22: Overview of Power Clamp Device Parameters to be Delivered..................................48

## FIGURES

Figure 2-1: Foundry / IP & EDA Vendor / IC Design Interactions for ESD Robust IC Design .....2
Figure 2-2: Typical Activities and Interactions Required for ESD Robust IC Design between the Various Stakeholders (foundry / IP & EDA vendor / IC Design)..........................3
Figure 3.2-1: Failure Detection Methodology for Blocking Devices ...............................................7
Figure 3.2-2: Spot Measurements of Blocking Devices - Leakage Current Degradation and Occurrence of Leakage Outliers at Lower TLP Levels (right) ..................................7
Figure 3.2-3: Failure Detection Methodology for Conducting Devices ..........................................8
Figure 3.2-4: TLP Measurement Example ....................................................................................9
Figure 3.2-5: TLP Test Procedure...............................................................................................10
Figure 4.1-1: Schematics of Gate Dielectric Test Structures .......................................................11
Figure 4.1-2: Generic Layout of a Gate Dielectric Test Structure ................................................12
Figure 4.1-3: Presentation of 100 ns TLP IV Characteristics of Gate Oxide Dielectrics in Accumulation and Inversion of PMOS and NMOS Devices Including the Degradation of Leakage Behavior ........................................................................16
Figure 4.5-1: Cross Section of STI Bound Diodes and Gated Diodes .........................................26
Figure 4.5-2: High Current IV Characteristics of Diodes..............................................................26
Figure 4.5-3: Layout of Diodes with Design Parameters .............................................................27
Figure 4.5-4: TLP and DC Spot Measurements of Diodes ..........................................................28
Figure 4.5-5: It2 Scaling Trend of Diodes ....................................................................................29
Figure 4.5-6: Dependence of High Current IV Characteristics and DC Spot Measurement of Diodes on Anode and Cathode Contact Rows .......................................................29
Figure 4.5-7: Dependence of High Current IV Characteristics and DC Spot Measurement of Diodes on Anode Cathode Length (LAC) ..............................................................30
Figure 4.6-1: Overview of Reference Test Structures..................................................................35
Figure 4.7-1: Melt and Failure Curve for III-V Semiconductor Junctions using the Wunsch-Bell Models from Figure 5, E. W. Chase EOS/ESD Symposium 1988 [6] .............40
Figure 4.7-2: Safe Operating Area of a Bipolar NPN Transistor, Voltage is Dependent upon Two Port Bipolar Device Configuration [7].............................................................41
Figure 4.7-3: Measurement Conditions for Extraction of Breakdown Voltage of Various Bipolar Junctions ..........................................................................................42
Figure 4.7-4: Measurement Conditions for Collector to Substrate Breakdown for npn and pnp Transistors with and without Isolated Base/Well Region.................................43
Figure 8-1: Safe Operating Area (SOA) of MOS Transistors for 100 ns TLP Pulses [8] ...........50
Figure 8-2: Snapback Voltage / SOA .........................................................................................51